Skip to content

Artificial Intelligence

Stanford and Silicon Valley Systems Researchers Ship Open-Source FlashAttention-3 FP8 Kernels for Long-Context Reasoning

Asynchronous warp-specialized CUDA kernels reach 75 percent Hopper and Blackwell FLOP utilization on 128K-token sequences.

By Lazy Tensor
Published · 2 min read

AI systems researchers in a Silicon Valley lab analyzing GPU tensor core roofline charts on dual ultrawide monitors beside a liquid cooled server chassis
AI systems researchers in a Silicon Valley lab inspect GPU tensor-core roofline telemetry and warp-specialized attention kernel profiles.

GPU systems researchers across Stanford, Palo Alto, and San Jose have released an expanded October 2026 open-source update to the FlashAttention-3 kernel library, adding native block-scaled FP8 forward-and-backward passes alongside variable-length document masking for 128,000-token reasoning models. Presented during a Silicon Valley machine learning systems engineering program workshop on Thursday, October 22, 2026, and integrated into upstream PyTorch nightly builds, the kernel suite targets the quadratic attention compute bottleneck in long-horizon coding and retrieval agents.

Earlier attention implementations treated matrix-multiply-accumulate (MMA) operations and softmax rescaling as strictly sequential stages inside each thread block, stalling GPU tensor cores while registers waited for exponential and division instructions to complete. By exploiting hardware-level asynchrony in NVIDIA Hopper and Blackwell architectures, FlashAttention-3 partitions thread warps into dedicated producer and consumer roles using the Tensor Memory Accelerator (TMA) and asynchronous warp-group matrix multiply (WGMMA) instructions.

Under this ping-pong scheduling design, one warp group computes the softmax normalization of the prior attention tile on the multifunction units at the exact same moment another warp group streams the next key-value block from High Bandwidth Memory (HBM) into shared memory and executes FP8 tensor-core matrix multiplications. To preserve numerical accuracy when quantizing activations to 8-bit floating point, the October 2026 release incorporates incoherent block-wise Hadamard rotation that suppresses outlier activation spikes before quantization.

In production benchmarks conducted by San Francisco and San Jose foundation-model teams, the updated FP8 kernels sustained up to 75 percent of peak theoretical hardware FLOP utilization and delivered a 1.9x end-to-end training and prefill speedup on 128K-token sequences. Pre-compiled wheels and CUTLASS templates are available via the official project repository.

Sources

Comments (0)

No comments yet. Be the first to share a thought on this story.

The free newsletter

Silicon Valley, in your inbox.

The local stories worth knowing, delivered once a week.

From Silicon Valley, San Francisco, San Jose, Palo Alto, Mountain View, and Berkeley.

Get the newsletter

Free to read. Unsubscribe anytime.

More local stories